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1571 ABSTRAm 
A front-illuminated CCD of relative high quantum efi- 
ciency (QE) and high charge transfer efficiency (CTE) 
utilizes an open-phase region for receiving photons and 
two-phase gate regions (41 and 42) for transferring 
electrons collected in one pixel to the next. The open- 
phase region is implanted with additional n-type ele- 
ments (phosphorus) in order to increase the potential of 
the CCD channel in the open-phase region for collec- 
tion of electrons and additionally implanted with con- 
centrated and very shallow p-type elements (boron) to 
Din the surface of the n-channel in the oDen-Dhase re- 
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the penalty of increased noise associated with the shot 
FFtOhT-ILLUMIhTATED CCD WITH OPEN noise of this added background charge. 
PINNED-PHASE REGION AND TWO-PHASE The CTE problems associated with the virtual-phase 
TRANSFER GATE REGIONS CCDs are most conspicuous in the horizontal register 
5 because this register is clocked at a faster rate than the 
ORIGIN OF THE INVENTION vertical registers which make up the array. Also, the 
The invention described herein was made in the per- horizontal register of the CCD is usually made larger to 
formance of work under a NASA contract, and is sub- accommodate pixel Summation, resulting in larger Spu- 
ject to the provisions of Public Law 96-517 (35 USC rious pockets. 
202) in which the Contractor has elected to retain title. lo Virtual-phase CCDs are also afflicted with another 
problem, a phenomenon referred to as “spurious 
TECHNICAL FIELD charge.” [J. Janesick, et al., (1981) and J. Janesick, et al., 
The invention relates to charge-coupled devices (1987)l Although the noise level of the virtual-phase 
(CCDs) and more particularly to front-illuminated on-chip amplifier has been measured to be less than 10 
CCDs of relatively high quantum efficiency (QE) and l5 electrons rms, the noise floor for many virtual-phase 
high charge transfer efficiency (CTE). sensors is typically limited to about 30 electrons due to 
the production of small quantities of unwanted charge 
within each pixel as a result of clocking operation. Dur- 
Multiphase charge-coupled devices (CCDs) have ing charge transfer from the clocked region to the vir- 
exhibited poor sensitivity in the blue, UV, and Soft x-ray 2o tual region, the surface beneath the gate of each pixel 
bands due to the absorbing polysilicon layers associated becomes inverted (j.e., holes from the channel stop 
with the transfer gate structure of the CCDs. T O  avoid regions migrate beneath the gate and pin the surface 
the gate problem, it has been necessary to either deposit potential at substrate potential). Some of the holes be- 
uv sensitive organic phosphor coatings, e.& COrOnene come trapped in sites along the Si-SiO2 interface with 
vice Pinning Technologies,” Optical Sensors and Elec- silicon by of impact ionization. These spurious 
tronic Photography, M. B1oukep D. Popha1 eds*, charge electrons are then collected in the nearest poten- 
structure or thin the back side of the CCD in order to be transferred, the amount of charge collected increases 
scribed in Pat. Nos‘ 4’760’031; 4’798’958; and noise that is produced is characterized as shot noise (Le., 
noise that increases by the square root of the spurious 4,822,748. Virtual-phase CCD technology has resolved the QE 
problem of the front illuminated CCD by leaving half of 
BACKGROUNDART 
or lumagen iJ. Janaick, et “Charge-Coupled De- 25 sufficient energy to create electron hole pairs in the 
SPIE lo7’, PP. 153-169, January 19891 Onto the gate tial well. Since this process occurs each time charge is 
through the back, as de- 30 linearly with the number of transfers. Interestingly the to the 
generated)* 
the pixel area “open,” i.e., uncovered by polysilicon 35 
layers associated with the gate structure of the CCD. 
charge grows with ‘lock 
swing and the slew rate of the rising edge ofthe clock. 
Such a large open area is made possible by emplo,+,g a Spurious charge generation is substantially greater in 
virtual electrode for one phase of the multiphase CCD, the horizontal register than the vertical registers solely 
thus allowing photons to enter the photosensitive sili- because the horizontal clocks rise at a faster rate. Verti- 
Phase imager for ~ ~ l i l ~ ~ , ”  Solid State I~~~~~~ for ing the rising edge of the clock. However, other clock- 
Astronomy, J. Gary and D. Latham &., Proc. SPIE ing schemes, such as tri-level clocking, [J. Janesick, et 
290, pp. 165-173, June 1981, and J. Janesick, et al., (198711 must be used to control the amount OfsPuri- 
“Scientific Charge-Coupled Devices,” Optical Engi- OUS charge generated in the horizontals. Nevertheless, 
neering, 26(8), pp. 692-714, August 1987.1 45 the read noise floor of the detector is still limited. It 
Single clock operation is an important feature of vir- should be mentioned that S P U ~ ~ O U S  charge generation 
tual-phase CCD technology. Unfortunately, many CTE acts as a background charge signal and can improve the 
problems are associated with multiphase CCDs. Some CCDs apparent CTE. 1x1 fact, some Vaual-Phase users 
have been solved by manipulating the clock phases to find this Property advanWFous and Purposely allow 
collapse potential pockets located in the signal channel. 50 some SPUriOUs charge to be generated, despite an associ- 
But for virtual-phase CCDs many of the potentials are ated increase in readout noise. 
con ofthe CCD unimpeded. [J. Jan&&, et al., “Virtual 40 cal spurious charge is controkd by simply wave-shap- 
STATEMENT OF THE INVENTION defined by implants not external gates, sothe user can- not control them to achieve optimum performance. 
This inflexibility has often proved to be a disadvantage An object of this invention is to provide a large open 
for low-signal applications. 55 area in a CCD for front illumination with both high QE 
The CTE problem has been traced to spurious poten- and CTE and with low readout noise. These and other 
tial pockets which trap charges in the signal transfer advantages are achieved in a CCD by having an array 
channel because of improper potential well shape and- of pixels and a two-phase gate structure comprised of 
/or depth of a pixel. [J. Janesick, et al., “Scientific two adjacent gates for each pixel on one surface of the 
Charge-Coupled Devices,” Optical Engineering, 26(8), 60 CCD for transfer of collected electrons from each pixel 
pp. 692-714, August 1987.1 to a neighboring pixel, that one surface being the sur- 
Alignment of implants for potential well shape is face of the array of pixels through which photons enter 
crucial for the virtual-phase CCD technology to work, the CCD to collect the photon generated electrons. 
and small misalignments often create potential pockets Each pixel is comprised of a substrate, a layer of semi- 
(or bumps) which degrade CTE. To overcome the 65 conductor material on the substrate doped with ele- 
problem, it has been the practice to add a background ments that are n-type in the semiconductor material to 
charge which fills the pockets allowing signal charge to form an n-channel layer, an oxide film between said 
transfer over the iraubled areas. But this practice incurs two-phase gate structure and the n-channel layer, an 
5,077,592 
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open-phase region on the surface of the n-channel layer to a two-phase transfer clock (pulses $1 and 412) at se- 
between the two-phase gate structure of one pixel and quentialintervals of a transfer clock time designated &, 
the two-phase gate of a neighboring pixel in the array. &; $1, &; $ I , & ;  and $1, &. 
DETAILED DESCRIPTION O F  THE The open-phase region of each pixel is implanted to a 
INVENTION depth substantially equal to the thickness of the n-chan- 5 ne1 with n-type elements in order to increase the poten- 
tial in the n-channel to produce a well for collection of Referring to FIG. 1, it shows a cross section of an 
electrons generated by photons received through the open pinned-phase pixel of a CCD pixel array com- 
open-phase region. The open-phase region is provided prised of an n-channel 10 of silicon epitaxially grown on 
with a further implant made through the surface thereof 10 a substrate 11 and divided into three regions: two 
with p-type elements, the second &plant being concen- 
trated and very shallow, to pin the surface of the open- 
phase region to zero volts, thereby providing an open 
pinned-phase region. For transferring collected elec- 
trons from one pixel to the next, means are provided fur 
applying separately a two-phase clock to ;aid two gates 
of each pixel to successively drive the two gates in 
overlapping phase from a bias potential that is negative 
relative to the pinned surface potential of the open 
pinned-phase region to a potential that is positive rela- 
tive to the pinned surface potential and then back to the 
bias potential for transfer of collected electrons from a 
well in an open pinned-phase region of one pixel to a 
well in an open pinned-phase region of a neighboring 
pixel while the surface of the open pinned-phase region 
remains pinned to a fixed reference potential. 
The two adjacent gates for each pixel of the two- 
phase gate structure is comprised of two parallel gates, 
a first gate for providing a deep well for receiving col- 
lected electrons being transferred from the open 
pinned-phase region of one pixel upon the first gate 
being driven to a positive potential during a first part of 
the two phase transfer clock, a second gate for provid- 
ing a deep well to share with the well of the first gate 
collected electrons being transferred during a second 
part of the two-phase transfer clock and for receiving 
all of the electrons being transferred during a third part 
of the two-phase clock upon the first gate being re- 
turned to the negative bias potential, whereby upon the 
second gate being returned to the negative bias poten- 
tial during a fourth part of the two-phase transfer clock, 
the electrons being transferred are caused to flow into 
the open pinned-phase region of the neighboring pixel. 
The second gate overlaps the first gate for smooth 
transfer of electrons between the gate regions, but is 
electrically insulated from the first gate. The substrate 
material is preferably silicon and the first and second 
gates are electrically insulated from each other and 
from the n-channel by polysilicon deposited over a thin 
layer of nitride on the n-channel covered by a thin layer 
of oxide on the nitride layer. The surface of the open 
pinned-phase region is coated with a thin protective 
oxide film, and the open pinned-phase region is at least 
equal to the area of the pixel occupied by the two-phase 
gate structure. 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates a cross section of an open pinned- 
phase pixel of a CCD. 
FIG. 2 is a plot of potentials for an open pinned-phase 
pixel shown in FIG. 1. 
FIG. 3 is a diagram which shows along the horizontal 
axis a spatial distribution of applied voltages in response 
clocked regions defined as phase 41 and phase 42 gate 
regions, and an open pinned-phase region OPP. This 
CCD array is fabricated using the same process as a 
three-phase CCD, except that a third level of doped 
15 polysilicon is intentionally omitted, and only two levels 
of doped polysilicon are used for the gates. For conve- 
nience of illustration, the vertical scale of the drawing is 
ten times the horizontal scale. The first layer (POLY 1) 
is partially overlapped by the second layer (POLY 2). 
A thin nitride film 12 is first deposited and then insu- 
lated with a thin oxide film 13. Next a first patterned 
layer 14 of doped polysilicon (POLY 1) is deposited to 
form a first phase 41 conductive gate region and then 
insulated with an oxide coating IS. Then a second pat- 
25 terned layer of doped polysilicon 16 is deposited to 
form a second conductive gate 42 region and insulated 
with an oxide coating 17. A gap filled with oxide results 
between the POLY 1 and POLY 2 layers at the surface 
of the oxide 13 but a substantial overlap of the POLY 2 
30 over the surface of POLY 1 is provided to aid in the 
transfer of stored charge from the open-phase region of 
one pixel into the open-phase region of the next pixel to 
the right as viewed in FIG. 1. For ease of understanding 
a description of the transfer operation, the first and 
35 second phase gate regions 41 and 4 2  are to be consid- 
ered as those comprised of just the horizontal surfaces 
of the POLY 1 and POLY 2 on the oxide layer 13 with- 
out a gap. 
In place of the third phase gate of a three-phase CCD, 
40 two implants are incorporated in the open-phase region. 
The first implant of n-type doping material, e.g., phos- 
phorus (P), adds more n-type doping to the n-channel 
10 in order to increase the potential for signal charge to 
collect. The second implant, a concentrated but very 
45 shallow implant of p-type doping, e.g., boron (B), pins 
the surface potential to zero volts at the interface be- 
tween a very thin oxide film 18 and the n-channel 10 in 
the open phase region to provide an open pinned-phase 
region OPP. Both implants are self-aligned by the 
50 polysilicon deposits POLY 1 and POLY 2. This implant 
is similar to the pinning implant employed in the virtual 
phase region of a virtual-phase CCD. The pinning im- 
plant acts as a virtual gate maintaining a fixed surface 
potential within the open pinned-phase region OPP. 
FIG. 2 plots potential as a function of distance into 
the CCD pixel of FIG. 1 from the front (illuminated) 
side through the open-phase region. The plots are for 
both the clocked-phase regions 41 and 42 and for the 
open-phase region. Electrons collect in a region of local 
50 potential maximum (energetically a minimum for an 
electron). During charge integration, phase 41 and 
phase 42 gates are held at a potential that is negative 
with respect to open-phase region, such as at -3.5 
volts, thus forcing integration (collection) of electrons 
55 to take place within the open-phase region. While bi- 
ased in this condition, the surface potential of the POLY 
1 and POLY 2 clocked-phase regions over the n-chan- 





channel 10 to invert with free holes which are supplied Because three-phase technology has shown superior 
from p+grounded channel-stop regions (not shown) performance in the areas of CTE and read noise, the 
which run on both sides of each linear array of pixels in horizontal register used to transfer data from a bottom 
the CCD (Le., run in front of and in back of the paper row of pixels, after each transfer in parallel of vertical 
relative to the cross section of FIG. 1). 5 columns of data in the CCD, one pixel position will be 
The open-phase region is shown as having progres- fabricated using conventional three-phase technology 
sively less positive plots as electrons are accumulated, (Le., the third layer of poly is employed). The vertical 
while the POLY 1 and POLY 2 regions are shown to registers of the array will utilize the technology of the 
have two clocked-phase plots, one for the clocked present invention solely for improved QE. Designed 
phase of the gates at Vg= -3.5 V, and another for the 10 this way, the horizontal pixel can be clocked nonin- 
clocked phase of the gates at Vg= + 10 V. verted (thereby circumventing spurious charge genera- 
Charge transfer for the electrons accumulated in the tion), and the vertical pixel arrays can be run inverted 
open-phase region is to the right as viewed in FIG. 1, (thereby resulting in low dark current generation). 
although for transfer in the opposite direction it is nec- To achieve optimum QE, the open-phase region is 
essary to merely reverse the phase of the transfer clock 15 designed as large as possible. However, as the open 
pulses 41 and 42shown in FIG. 3. In transfemng charge phase is made larger, phases 1 and 2 must be made 
to the open-phase region of the next pixel, the first phase smaller to accompany a given pixel size. Full well ca- 
pulse 41 of a two-phase clock drives the phase gate 41 pacity of a pixel is limited to the quantity of charge that 
between the open-phase regions to + 10 V to cause the can be held by an icdividual clock phase or the open 
accumulated electrons to drop into the region of the 20 region. Therefore, in the technology of the present 
n-channel beneath the POLY 1 region of the next pixel invention there is a direct trade-off between well capac- 
while the phase gate 42 of the next pixel is held at -3.5 ity and QE. For example, three different types of CCDs 
V to act as a bamer to assure that no electrons flow have been designed in accordance with the present 
backward from the open-phase region of the next pixel invention with 3-microns allocated for each clocked 
to the phase 41 region of that pixel. When the second 25 phase and 12-microns for the open phase. Such a config- 
phase pulse 42 of the transfer clock is present, the phase uration yields an overall pixel size of 18-microns. Al- 
gate 42 of the next pixel is driven to + 10 V and the though QE performance has been maximized for this 
transferred electrons occupy both POLY I and POLY device, full well will be relatively low at approximately 
2 regions of the n-channel 10. The first phase pulse 41 of 100,ooO electrons. The 3-3-12 sensor was designed spe- 
the transfer clock remains positive for half the period of 30 cifically for soft x-ray and low-level astronomical appli- 
the second phase pulse 42, as shown by the timing cations where well capacity is usually secondary to QE. 
graph in FIG. 3. The first phase pulse 41 is then re- Two other general purpose CCDs have been designed: 
turned to -3.5 V which forces all transferred electrons a 5-5-5, 15-micron pixel and a 6-6-6, 18-micron pixel. 
into the POLY 2 region of the next pixel followed by In order for the presen? CCD to respond to wave- 
the-second phase pulse 42 being returned to -3.5 V. As 35 lengths of less than 200 A, it will be necessary to re- 
the second phase pulse 42 reaches 0 V while it is being move the protective over-coat glass as well as the gate 
returned to - 3.5 V, the electrons being transferred insulator (oxide 12 and nitride 13) within the open-phase 
flow into the open-pinned phase region of the next pixel region. By etching these layers to the silicon surface and 
thus completing a two-phase clock transfer cycle. providing a thin thermal oxide (< 100 A) as shown in 
Refemng to FIG. 2 in more detail, it shows various 40 FIG. 1, the CCD should rcspond over the entire silicon 
doping levels. The substrate 11 is doped with boron to range covering 1-11,ooO A (Le., from the soft x-ray to 
a level of 5 x  1020per cubic meter while the n-channel the near IR). Further improvement in QE can be 
10 is doped with phosphorus to a level of 1.4X 1022 per achieved by the utilization of antireflection coatings 
cubic meter, but the potential plots shown for the over the oxide film 18. 
clocked phase pulses 41 and 42 are established by the 45 As described in FIG. 2, in transferring charge from 
separate levels of -3.5 V and +10 V. The potential the open phase to the clocked phase regions, it was 
plots for the open-phase region are for various doping necessary to bring each phase region out of inversion. 
levels of phosphorus in the buried channel 10 ranging When noninverted, dark current generation increases 
from 2.1 X 1022 to 2.7 X 1022 per cubic meter, any one of significantly from the surface states at the Si-Si02 
which may be selected. Thus, for the CCD parameters 50 interface. Fortunately the duty cycle of the vertical 
used in the model of a preferred embodiment, the open- clocks are such that the noninverted condition exists 
phase region requires a phosphorus doping level of only briefly because the horizontal register must be read 
about two times the doping level of the clocked-phase 
regions, namely between 2.1 X 1022 and 2.7 X 1022 per 
cubic meter, as compared to 1 . 4 ~  1022 per cubic meter 
in the n-channel outside the open-phase region. This 
will position the open pinned-phase region OPP be- 
tween the two clocked states (assuming inversion at the 
interface of the nthannel and the two docked regions, 
and a + 10 V two-phase transfer clock). Such a position 
will produce the best full well capacity. The shallow 
and more dense implants of boron at tbe interface of the 
n-channel with the thin oxide (< 100 A) 18 in the open- 
phase region is sufficient to pin the interface to 0 volt. 
There are a number of unique design features of the 
present CCD. As pointed out above, the horizontal 
register of a virtual-phase CCD typically exhibits low- 
level CTE and spurious charge generation difficulties. 
out between vertical line transfer times. During this 
time, the vertical clocks are quickly brought back into 
tion. 
2 Miscellaneous features of the CCD provide addi- 
tional advantages. The CCD is a bidirectional transfer 
CCD so that charge can be transferred up or down the 
60 array depending on clock phasing. The two vertical 
phases can be delayed with respect to each other such 
that either operation can be utilized if desired. Unlike 
most backside illuminated CCDs, the present CCD will 
exhibit excellent CCD performance in the UV, EUV 
65 and soft x-ray since photogenerated electrons collect 
directly in the open-phase potential wells without 
charge diffusion. It remains to be seen if the present 
CCD will be plagued with the dark spike generation 
55 the inverted state maintaining low dark current genera- . 
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problem experienced by virtual-phase devices. The an open pinned-phase region of one pixel to a well 
general consensus indicates that this will not be the case in an open pinned-phase region of a neighboring 
because the pinning implant used in the open pinned- pixel while said surface of said open pinned-phase 
phase region is not as concentrated as that used in virtu- region remains pinned to a fixed reference poten- 
al-phase technology (i.e., the internal fields should be 5 tial. 
lower). 2. A charge-coupled device as defined in claim 1 
It should be emphasized the present CCD is not in- wherein said two adjacent gates for each pixel of said 
tended to replace the backside-illuminated CCD since two-phase gate structure is comprised of two parallel 
their images will always, at least in theory, achieve gates, a first gate for providing a deep well for receiving 
higher sensitivity and charge collection efficiency than collected electrons being transferred from said open 
can be delivered by the present CCD. However, the lo pinned-phase region of one pixel upon said first gate 
present CCD will deliver a modest short-wavelength being driven to said positive potential during a first part 
QE and excellent CCD characteristics much like that of of said two phase transfer clock, a second gate for pro- 
the virtual-phase CCD without requiring expensive viding a deep well to share with said well of said first 
processes related to thinning, backside accumulation gate collected electrons being transferred during a sec- 
and packaging. Likewise, the present CCD will not 15 ond part of said two-phase transfer clock and for receiv- 
replace the virtual-phase CCD, for this technology also ing all of said electrons being transferred during a third 
has a position in the imaging community (mostly com- part of said two-phase clock upon said first gate being 
mercial). However, the present CCD promises to solve returned to said negative bias potential, whereby upon 
most problem areas identified with virtual-phase tech- said second gate being returned to said negative bias 
nology, especially those areas critical to low-level imag- 20 potential during a fourth part of said two-phase transfer 
ing applications. In addition, the open pinned-phase clock, the electrons being transferred are caused to flow 
technology of the present invention is closely related to into said open pinned-phase region of said neighboring 
three-phase technology, which permits those equipped pixel. 
to fabricate multiphase CCDs to fabricate open pinned- 3. A chargecoupled device as defined in claim 2 
phase CCDs without significant change in their pro- 25 wherein said second gate overlaps said first gate, but is 
cessing capabilities. electrically insulated from said fmt gate. 
Although particular embodiments of the invention 4. A charge-coupled device as defined in claim 3 
have been described and illustrated herein, it is recog- wherein said substrate material is silicon and said first 
nized that modifications and variations may readily and second gates are electrically insulated from each 
occur to those skilled in the art. Consequently, it is 3o other and from said n-channel by doped polysilicon 
intended that the claims be interpreted to cover such deposited over a thin layer of nitride on said nchannel 
modifications and variations. covered by a thin layer of oxide on said nitride layer. 
What is claimed is: 5. A chargecoupled device as defined in claim 1 
1. A charge-coupled device having an array of pixels wherein said surface of said open pinned-phase region is 
and a two-phase gate structure comprised of two adja- coated with a thin protective oxide film. 
cent gates for each pixel on one surface of said device 35 6. A chargecoupled device as defined in claim 1 
for transfer of collected electrons from each pixel to a wherein said open pinned-phase region is at least equal 
neighboring pixel, said one surface being the surface of to the area of said pixel occupied by said two-phase gate 
said array of pixels through which photons enter said structure. 
device to generate said collected electrons, each pixel 7. A front-illuminated charge-coupled device of rela- 
being comprised of 40 tive high quantum efficiency and high charge transfer 
a substrate, efficiency, said chargecoupled device having an array 
a layer of semiconductor material on said substrate of pixels in a semiconductor body doped with n-type 
doped with elements that are n-type in 'said semi- elements to provide an n-channel common to all pixels, 
conductor material to form an n-channel layer, each pixel having an open-phase region and a pair of 
an electric insulator film between said two-phase gate 45 two-phase gate regions adjacent to each other, said 
structure and said n-channel layer, open-phase region being a region of said semiconductor 
an open-phase region on the surface of said nchannel body having an unobstructed surface through which 
layer between the two-phase gate structure of one incident photons are received, said open-phase region of 
pixel and the two-phase gate of a neighboring pixel said semiconductor body of each pixel being implanted 
in said array, said open-phase region of each pixel 50 with additional n-type elements in order to increase the 
being implanted to a depth substantially equal to potential of said nchannel in said open-phase region of 
the thickness of said nchannel with n-type ele- said semiconductor body for collection of electrons in 
ments in order to increase the potential in said response to photons received through said surface of 
n-channel to produce a well for collection of elec- said semiconductor body across said open phase region, 
trons generated by photons received through said 55 and additionally implanted with concentrated and very 
open-phase region, said open-phase region having a shallow p-type elements to pin said unobstructed sur- 
further implant made through the surface thereof face of said semiconductor body across said open-phase 
with p-type elements, said second implant being region of each pixel to 0 V, whereby said open-phase 
concentrated and very shallow to pin the surface of region receives photons in said semiconductor body and 
said open-phase region to zero volts, thereby pro- stores electrons produced by said photons, means for 
viding an open pinned-phase region, and biasing said pair of two-phase gate regions to -3.5 V, 
means for applying separately a two-phase clock to and means for separately driving said pair of two-phase 
said two gates of each pixel for successively driv- gates of each of said pixels from - 3.5 V to + 10 V by 
ing said two gates in overlapping phase from a bias two-phase transfer clock pulses for clocking said pair of 
potential that is negative relative to said pinned two-phase gate regions of each pixel in sequence in 
surface potential of said open pinned-phase region 65 order to transfer integrated electrons in either direction, 
to a potential that is positive relative to said pinned depending solely upon the phase relationship of said 
surface potential and then back to said bias poten- two-phase transfer clock pulses. 
tial fr- - -ansfer of collected electrons from a well in * * * * +  
